IMPLEMENTATION OF SEQUENCE DETECTOR USING REVERSIBLE LOGIC

N Srinivasa Rao
Dept. of ETE,
BMS College of Engineering, Bengaluru, India,

ABSTRACT

For any complex digital systems, design and analysis through state machine approach is preferred. In this paper, sequence detector using Mealy finite state machine is designed with reversible logic circuits. Reducing power dissipation is the main requirement for low power VLSI design. Reversible logic circuits have received more attention in the recent years because of their ability to reduce the power dissipation. The behavior of these circuits are described in Verilog HDL, Simulated and Synthesized in Xilinx ISE environment. In this work, sequence detectors with and without overlap sequence are considered.

Key words: Finite state machine, Sequence detector, Verilog HDL, Xilinx, Reversible logic.

1. INTRODUCTION

A Finite state machine is a graphical approach to design complex digital systems. Finite state machines can be used to model real world problems in many fields, including traffic signals, artificial intelligence, and vending machine. The basic concept of an FSM is to store a sequence of states and transition between the states depending on the values of the external inputs and the current state of the machine [1]. The FSM can be of two types: Moore FSM and Mealy FSM. In Moore FSM, the output of the state machine is purely dependent on the current state variables, whereas the output can depend on the current state variable values and current input values in Mealy system. The general structure of Mealy and Moore FSM is shown in Figure 1.1.

![Figure 1.1: General structure of Finite state machines](image-url)
This paper is organized as follows: Section II describes the brief introduction of the reversible logic gates and gates required for the present work. In Section III, the sequence detectors are described. Section IV describes the implementation using Mealy sequence detectors with reversible gates. The simulation and Synthesis results are shown in section V. Finally, Section VI concludes with scope for improvement.

2. REVERSIBLE GATES

A reversible logic gate is an nxn logic device with one-to-one mapping [2]. In reversible logic gates, the outputs are determined from the inputs and also the inputs can be uniquely recovered from the outputs. There are a number of reversible gates exists in the literature. Some of the widely used gates are Feynman, Fredkin, Toffoli and Peres gates [3,4,5]. A reversible circuit should be designed using less number of reversible logic gates [6]. In this work, Feynman gates and Fredkin are used to construct the reversible sequence detector. A brief description of these gates are given below:

2.1 Feynman Gate

Figure 2.1 shows a 2*2 Feynman gate. The Feynman gates has two inputs A, B and two outputs X, Y. The outputs are defined by X = A, Y = A ⊕ B.

Feynman gate is used to copy the input or complementing the input. This is shown in figure 2.2

2.2 Fredkin Gate

Figure 2.3 shows a 3*3 Fredkin gate [4]. It has three inputs A, B, C and three outputs X, Y and Z. The outputs are defined by the relation X = A, Y = A'B ⊕ AC and Z = A'C ⊕ AB. Figure 2.4 shows the realization of Fredkin gate as OR gate and AND gates.

Figure 2.1. Feynman gate

Figure 2.2. Feynman gate as copier and complementer

Figure 2.3. Fredkin gate
3. SEQUENCE DETECTOR

It is a sequential FSM which receives input a string of bits and generates an output [8]. The output goes high whenever the required sequence has been detected. There are two basic types of sequence detectors: overlapping and non-overlapping. In an overlapping sequence detector, the last bit of one sequence becomes the first bit of next sequence whereas in non-overlapping sequence detector the last bit of one sequence does not become the first bit of next sequence. In the following example, detection of the sequence 1011 using Mealy FSM is considered.

Examples:

Overlapping case
Input string: 010110110110
Output: 000010010010

Non-overlapping case
Input string: 010110110110
Output: 000010000010

4. IMPLEMENTATION

4.1 Sequence detector using Mealy FSM:

In Mealy FSM, the output depends on the current input and current state variables. The state diagrams for the sequence 1011 with and without overlap condition is shown in figure 4.1.

In Non-overlapping sequence, the output goes high after detecting all the four bits and goes to initial state for the next cycle. This is shown in figure 4.1(a) where as in overlapping sequence which is shown in figure 4.1(b), the output goes high after detecting the all the four bits and last bit of the first cycle is first bit of the next sequence.
4.2 Design equations:

In the proposed work, Feynman and Fredkin gates are used to design all the components with minimum gates and garbage outputs. The proposed design is carried out using D-FFs by assigning the binary values to the states, s0=00, s1=01, s2=10 and s3=11. The flip-flop input and output equations of the system for the non-overlapping system are DA = AB’X + BX’, DB = A’X + B’X, Y = ABX respectively where as for the overlapping system the design equations are DA = AB’X + BX’, DB = X and Y = ABX. The combinational logic and the memory elements D-FF are designed using Fredkin and Feynman gates.

5. RESULTS AND DISCUSSIONS

The behavior of the Mealy FSM was described using Verilog HDL and simulated using ISim in Xilinx environment. The simulated results are shown in figure 5.1. In the figure 5.1 (a), the input string is 10110111 and the output sequence is 00010000. whereas in figure 5.1 (b), the output sequence is 00010010 for the same input sequence. Here the input and output are changing with positive edge of clock pulse.

The designs are synthesized using Spartan 6 device and these are shown in figure 5.2. The performance metrics such as number of reversible gates, number of constant inputs and number of garbage outputs are given in Table 1.
Figure 5.2. Synthesis results

Table 1: performance metrics

<table>
<thead>
<tr>
<th>Circuit</th>
<th>No. of reversible gates</th>
<th>No. of Constant inputs</th>
<th>No. of Garbage Outputs</th>
</tr>
</thead>
<tbody>
<tr>
<td>Mealy FSM</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Overlapping</td>
<td>14</td>
<td>12</td>
<td>14</td>
</tr>
<tr>
<td>Non-overlapping</td>
<td>18</td>
<td>16</td>
<td>20</td>
</tr>
</tbody>
</table>
6. CONCLUSION AND FUTURE SCOPE

In this paper, a sequence detector 1011 with and without overlap using Mealy FSM was designed using reversible logic gates such as Feynman and Fredkin gates. The behavior is coded in Verilog HDL and the design is implemented in Xilinx ISE environment. It was simulated using iSim simulator and then synthesized using Spartan-6 device 6SLX45TFGG484-3. The proposed work is optimized in terms of number of reversible gates and garbage outputs. The proposed design will provide a new paradigm in the area of reversible circuits. One of the limitations of our work is that it does not calculate the delay and quantum cost. The next future step in the design of reversible sequential circuits is to investigate the synthesis of reversible sequential circuits with above parameters.

REFERENCES


