

# Analysis and review of all Relay Processes and Design Optimization for Low Voltage High Speed Operation

<sup>1</sup>Soumitra S Pande, <sup>2</sup>Sanjeev Gupta

<sup>1</sup>Research Scholar, Electronics & Communication Engineering Department, <sup>2</sup>Associate Professor, ECE Department

<sup>1</sup>AISECT University, Bhopal (M.P.)

<sup>1</sup>AISECT University, Bhopal (M.P.)


**Abstract:** This paper focuses on relay process and design optimization. With optional additional lithography steps, we can achieve a more robust process required for eventual device scaling, highly reduced device footprint area, and the ability to form interconnects to fabricate circuits. Improved relay designs minimize parasitic electrostatic force issues and enhance functionality. The process flow is optimized to achieve the lowest switching voltages, while still ensuring reliable turn-off and avoiding stiction. New device concepts increase device functionality to reduce the number of structures required to achieve a certain function, and provide a new paradigm for designing circuits using relays.

**Index Terms** - electrostatic force, digital integrated circuits, lithography, interconnects, parasitic effects, stiction.

## I. INTRODUCTION

The ideal switching characteristic of zero off-state leakage and abrupt switching behavior of relays makes it attractive for DIC (digital integrated circuit) applications as chip power density has become a major challenge in recent years. A robust and reliable 4Terminal (4T) relay technology, having high yield (>95%) and excellent endurance (>10<sup>10</sup> on/off cycles) has been demonstrated previously (1). Indeed, ideal switching characteristic is demonstrated with SS < 0.1mV/dec and immeasurably low IOFF (<10-14A). However, the process technology and design are not optimized. The device footprint is unnecessarily large, and the release process relies on a timed etch. Parasitic electrostatic effects were found and operating voltages remain too large, making it difficult to implement complex logic circuits with the technology. In order to fully realize the promise of relays as an alternative to CMOS for low power digital circuits, the relays need to be able to operate with voltages <1 V, i.e. with minimal hysteresis. The hysteresis voltage sets the minimum VPI where the relays can still turn off (i.e. when VRL=0V, VPI = hysteresis voltage).


## II. 5 MASK/7 MASK PROCESS



**Fig 1: Layout view (1) illustrating improved anchor and interconnect design on dual source/drain devices. (a) An inverter circuit. (b) Device anchored directly on W (M1 interconnect).**

As an attempt to design for lower voltages, an improvement to the process is required. The 4-mask process studied in (1), is simple and sufficient to fabricate the first prototype devices. However, it can be improved to facilitate miniaturization and to fabricate large circuits reliably. In the original process, the structural layer is anchored on the sacrificial material. As a result, the release time needs to be kept short and the printed anchor size needs to be large to make sure the anchors survive. With scaling, gap thicknesses are expected to be smaller and a long release time may be required. A timed release requirement could potentially limit scaling. Large anchor regions also consume a lot of area, unnecessarily increasing the device footprint. In fact, the anchors (50  $\mu\text{m} \times 50 \mu\text{m}$  each) make up >50% of the total device area (120  $\mu\text{m} \times 150 \mu\text{m}$ ) in the 1st generation design. The location and size of the actual anchor is not lithographically fixed. It is determined by the lateral etch distance of the sacrificial oxide underneath, potentially an added source of process-induced variation in the effective spring constant. An extra mask (i.e. a 5-mask process) is needed to form a more reliable anchor and to electrically connect the structural layer and the fixed electrodes to build circuits. The new anchor and interconnect design are illustrated in Figure 1. Anchors can be formed directly on the Al<sub>2</sub>O<sub>3</sub> substrate dielectric or the W electrodes (M1 layer) to form an electrical connection for circuit routing. The anchor size is lithographically defined, the HF vapor etch time is not limited, and large anchors are not required. An anchor size of 10  $\mu\text{m} \times 10$

$\mu\text{m}$  is adequate, reducing the device footprint to  $68\ \mu\text{m} \times 78\ \mu\text{m}$ . An optional two additional masks (i.e. a 7-mask process) could be used to provide an additional layer of interconnect (M2 layer) for larger circuits.



**Fig 2: Illustrations along cross section B-B' and C-C' in Figure 1, showing a 5 mask/7-mask process flow for fabricating a four-terminal relay.**

The improved process is illustrated in Figure 2 (1). On a starting silicon wafer substrate, a layer of  $\text{Al}_2\text{O}_3$  (80 nm) is deposited by ALD to form an insulating substrate surface. A 50 nm tungsten layer is deposited by sputtering and patterned to form Metal 2 (M2) interconnect layer. Another 80 nm layer of  $\text{Al}_2\text{O}_3$  is deposited by ALD as the interlayer dielectric (ILD) and M1-to-M2 via holes are opened. A second tungsten layer is deposited by sputtering and patterned to form Metal 1 (M1) interconnect, the gate/body, source, and drain electrodes. Next, a first sacrificial layer of  $\text{SiO}_2$  is deposited via LPCVD and patterned to define the contacting regions. Due to overetching, the surface of the tungsten source/drain electrodes is slightly recessed. A second sacrificial layer of  $\text{SiO}_2$  is deposited. The 2nd sacrificial layer thickness defines the contact dimple gap, whereas the total thickness of the two sacrificial layers defines the actuation gap. Next, a tungsten layer is deposited and patterned to form the channel. Afterwards, a layer of  $\text{Al}_2\text{O}_3$  is deposited to form the insulating gate/body oxide layer, followed by definition of structure-to-M1 via holes. P+ poly- $\text{Si}_{0.4}\text{Ge}_{0.6}$  structural layer is deposited by LPCVD and patterned along with the gate/body oxide layer with the aid of  $\text{SiO}_2$  hard-mask layer. The structures are released by selectively etching away all of the  $\text{SiO}_2$  in HF vapor. As an optional step, an ultra-thin layer of  $\text{TiO}_2$  can be conformally deposited by ALD for reliability improvement.




Fig 3: Comparison of a 4T relay design anchored on Al<sub>2</sub>O<sub>3</sub> and W showing (a) VPI and (b) hysteresis voltage.

It should be noted that for all the designs the gate and body electrodes are interchangeable. It is beneficial for circuit design to be able to use either the movable (SiGe) electrode or fixed (W) electrode to actuate the relay. Measurements are performed to see if anchoring on Al<sub>2</sub>O<sub>3</sub> or W would make a difference for a range of different flexure lengths (L) (Figure 4.3). Very similar VPI and hysteresis are measured. Thus, the relay anchor can also be used simultaneously as a structure-to-M1 connection to save area.

### III. CONCLUSION

In this review paper, various relay processes have been discussed. From the work, it is quite clear that 5-Mask and 7-Mask processes are more stable and hence can be implemented for low voltage designs of Ultra fast low energy digital integrated circuits. Also a detailed construction process has been studied in this paper.

### REFERENCES

- [1] Nano-Electro-Mechanical (NEM) Relay Devices and Technology for Ultra-Low Energy Digital Integrated Circuits, Research Work, Rhesa Nathanael, 2012, University of California, Berkley.
- [2] M. Spencer, F. Chen, C. Wang, R. Nathanael, H. Fariborzi, A. Gupta, H. Kam, V. Pott, J. Jeon, T.-J. K. Liu, D. Markovic, E. Alon, and V. Stojanovic, "Demonstration of integrated micro-electro-mechanical relay circuits for VLSI applications," *IEEE Journal of Solid-State Circuits*, Vol. 46, No. 1, pp. 308-320, 2011.
- [3] H. Fariborzi, F. Chen, R. Nathanael, J. Jeon, T.-J. K. Liu, and V. Stojanovic, "Design and demonstration of micro-electro-mechanical relay multipliers," presented at the IEEE Asian Solid-State Circuits Conference (Jeju, Korea), November 2011.
- [4] H. Fariborzi, M. Spencer, V. Karkare, J. Jeon, R. Nathanael, C. Wang, F. Chen, H. Kam, V. Pott, T.-J. K. Liu, E. Alon, V. Stojanovic, and D. Markovic, "Analysis and demonstration of MEM-relay power gating," presented at the 2010 Custom Integrated Circuits Conference (San Jose, California, USA), September 2010.
- [5] H. Kam, "MOSFET replacement devices for energy-efficient digital integrated circuits," Ph.D. Dissertation, University of California, Berkeley, 2009.
- [6] K. Akarvardar, D. Elata, R. Parsa, G. C. Wan, K. Yoo, J. Provine, P. Peumans, R. T. Howe, and H.-S. P. Wong, "Design considerations for complementary nanoelectromechanical logic gates," in *Proc. International Electron Devices Meeting*, pp. 299-302, 2007.
- [7] A. Hirata, K. Machida, H. Kyuragi, and M. Maeda, "A electrostatic micromechanical switch for logic operation in multichip modules on Si," *Sensors and Actuators A*, vol. 80, pp. 119-125, 2000.
- [8] J. Jeon, L. Hutin, R. Jevtic, N. Liu, Y. Chen, R. Nathanael, W. Kwon, M. Spencer, E. Alon, B. Nikolic, and T.-J. K. Liu, "Multi-input relay design for more compact implementation of digital logic circuits," *IEEE Electron Device Letters*, Vol. 33, No. 2, pp. 281-283, 2012.