An Advanced vector controlled Induction Motor ASD System

1M. Chandana Deepika, 2D. Murali, 3TNVLN Kumar
1PG scholar of EEE, 2Assistant professor in EEE dept. 3Head of the department of EEE
1,2 Geethanjali Institute of Science and Technology, Affiliated to JNTU Anantapur, Nellore.

Abstract: This paper proposes a novel four-quadrant vector controlled induction motor (IM) adjustable speed drive (ASD) framework in light of an as of late proposed matrix converter topology called quasi-Z-source direct matrix converter (QZSDMC). The QZSDMC is shaped by falling the quasi-Z-source impedance arrange and the ordinary direct matrix converter (DMC). The QZSDMC can give buck-support operation voltage exchange proportion controlled by controlling the shoot-through obligation proportion and bidirectional operation capacity. The control system, which depends on the indirect field situated control calculation, can control the motor speed from zero to the appraised an incentive under full load condition amid motoring and recovering operation modes. The proposed four-quadrant vector controlled IM-ASD framework in view of the QZSDMC topology defeats the voltage pick up restriction of the customary DMC and accomplishes buck and lift condition in four-quadrant modes with diminished number of switches, in this manner accomplishing minimal effort, high productivity, and unwavering quality, contrasted with back-with back converter.

Record Terms—Direct matrix converter (DMC), indirect field situated control (IFOC), induction motor (IM), quasi-Z-source converter (QZSC), quasi-Z-source DMC (QZSDMC), Z-source converter (ZSC).

I. INTRODUCTION

The utilization of variable speed motor drives is a developing pattern in modern and car applications, ensuring high effectiveness, expanded vitality sparing, and higher adaptability and adaptability [1]. The consecutive converter, which is shaped by entwining two VSI spans at their mutual dc-interface, is generally connected in many motor drive applications. One of the converters works in the correcting mode, while the other converter works in the upsetting mode. The dc-interface voltage must be higher than the pinnacle line-to-line voltage to accomplish full control of the motor torque [2], [3].

The source-side inductors are likewise a weight to the framework; their size is ordinarily 20%– 40% of the framework size while working at an exchanging recurrence of a few kilohertzs. Moreover, the consecutive topology is delicate toward electromagnetic impedance and different sources of clamors that can unintentionally turn ON two switches from a similar stage leg, causing a short out blame thusly. In this manner, the downsides of customary consecutive converters are high cost, substantial size, overwhelming weight, moderately high vitality misfortunes, and affectability toward electromagnetic obstruction [3].
The matrix converter is an appealing other option to the consecutive converter since it can change over an air conditioner yield voltage directly into an air conditioner yield voltage of variable sufficiency and recurrence without the requirement for a middle of the road dc-connection and capacitor. Moreover, it gives bidirectional power stream, sinusoidal information yield ebbs and flows, controllable information control factor, and has minimized plan. The volume investment funds of a matrix converter contrasted with a back-with back converter has been assessed to be a factor of three [3]. The expansive dc-interface capacitor and vast info inductors of the consecutive converter are supplanted by little information channel with capacitors and inductors in the matrix converter. Besides, as a result of a high joining capacity and higher unwavering quality of the semiconductor gadgets, the matrix converter topology is a superior answer for outrageous temperatures and basic volume/weight applications [5].

Matrix converters can be isolated into two classes: the DMC and IMC, as appeared in Fig. 1. The DMC plays out the voltage and current transformation in one phase (direct) control change while the IMC highlights a two-organize (indirect) control conversion. The DMC and IMC circuit topologies are equivalent in their basic functionality. The difference in the categories results from a difference in loading of the semiconductors and a different commutation scheme. The IMC has a simpler commutation due to its two-stage structure, however, this is achieved at the expense of more series connected power devices in the current path, which results in a higher semiconductor losses and typically a lower achievable efficiency compared with the DMC. However, the differences between the control performances of DMC and IMC are quite negligible in practice. Therefore, the DMC will be investigated within this paper as a candidate topology to achieve highest conversion efficiency [6].

Improving the voltage transfer ratio is an important research topic. One easy solution is to connect a transformer between the power supply and the MC. However, the mains frequency transformer is bulky, expensive, and affects the system efficiency. Other solution is to use a MRFC, which consists of a MC and a ac chopper, and has a voltage transfer ratio greater than one. The MRFC converter is categorized into two groups: the integrated and cascade MRFCs, as shown.
Fig. 3. (a) Basic ZSC and (b) QZSC structures

Fig. 4. Voltage fed ZSDMC topology

Fig. 5. Voltage fed QZSDMC topologies with (a) discontinuous and (b) continuous input current.

Z-source network allows the short circuit, which makes the ZSDMC commutation easier. The ZSDMC is derived from the traditional DMC by only adding three inductors, capacitors, switches, and diodes. However, the ZSDMC has a limited voltage boost ratio (voltage gain can only reach 1.15), inherited phase shift caused by the Z-network, which makes the control inaccurate, and also discontinuous current in the front of Z-source network. However, for the QZSDMC, as shown in Fig. 5, the voltage gain can go to four to five times or even higher depending on the voltage rating of the switches, no phase shift, which can cause less error in the control, and lower switch voltage and current stress [14]. In addition, the circuit in Fig. 5(b) has continuous input current [15].

In this paper, the application of the QZSDMC topology for four-quadrant IM-ASD system is proposed. The QZSDMC can produce the desired ac output voltage, even greater than the input line voltage due to its boost voltage capability. The four-quadrant speed control is implemented using the IFOC during motoring and regenerating operation modes. The system’s configuration, equivalent circuit, analysis, and control are presented in detail. Simulation and dSPACE realtime implementation results demonstrate the high performance of the proposed four-quadrants QZSDMC-IM-based ASD system.

Fig. 6. QZSDMC-based IM-ASD system.

Fig. 7. Equivalent circuit of the QZSDMC. (a) ST state. (b) NST state.

II. QZSDMC-BASED ASD

A. Topology

The main circuit configuration of the proposed QZSDMC based four-quadrant IM-ASD system is shown in Fig. 6. It consists of four parts, namely, input filter, QZS-network, DMC, and IM. The QZS-network includes six inductors \((L_{a1}, L_{a2}, L_{b1}, L_{b2}, L_{c1}, L_{c2})\) and three additional capacitors \((C_{a1}, C_{a2}, C_{b1}, C_{b2}, C_{c1}, C_{c2})\), and three additional bidirectional switches \((S_a, S_b, S_c)\). One gate signal can be used to control these three switches because they have the same switching state. Therefore, the drive signal for \(S_a, S_b, \text{ and } S_c\) can be denoted as \(S_0\).
B. Operation and Modeling

The operation principle of the QZSDMC can be divided into two switching states: ST and NST states. Fig. 7 shows the QZSDMC equivalent circuits during these states. During the ST state, Fig. 7(a), switch S0 is off and the output of the QZSDMC is shorted for boost operation. While, during the NST state, Fig. 7(b), switch S0 is on for normal DMC operation. Due to the symmetry of the system, inductors of QZS-network \((L_{a1}, L_{a2}, L_{b1}, L_{b2}, L_{c1}, L_{c2})\) have the same inductance \((L)\), and the capacitors \((C_{a1}, C_{a2}, C_{b1}, C_{b2}, C_{c1}, C_{c2})\) also have the same capacitance \((C)\). For one switching cycle, \(T_s\), the time interval of the ST state is \(T\), and the time interval of the NST state is \(T_1\), hence, \(T_s = T + T_1\), and the ST duty ratio is \(D = T/T_s\). From Fig. 7(a), during the ST state, one can get the following voltage equations:

\[
\begin{bmatrix}
    v_{ab} \\
    v_{bc} \\
    v_{ca}
\end{bmatrix} = \begin{bmatrix}
    v_{L_{a1}} \\
    v_{L_{b1}} \\
    v_{L_{c1}}
\end{bmatrix} + \begin{bmatrix}
    v_{C_{a1}} \\
    v_{C_{b1}} \\
    v_{C_{c1}}
\end{bmatrix} - \begin{bmatrix}
    v_{C_{a2}} \\
    v_{C_{b2}} \\
    v_{C_{c2}}
\end{bmatrix} - \begin{bmatrix}
    v_{L_{a1}} \\
    v_{L_{b1}} \\
    v_{L_{c1}}
\end{bmatrix} \tag{1}
\]

where \(v\) denotes the voltage, and the subscript \(C_{x1}\) and \(C_{x2}\) are the capacitors 1 and 2 of phase-\(x\); \(L_{x1}\) and \(L_{x2}\) for the inductors 1 and 2 of phase-\(x\); \(x = a, b, c\). During the NST state, its equivalent circuit is shown in Fig. 7(b), and one can get

\[
\begin{bmatrix}
    v'_{ab} \\
    v'_{bc} \\
    v'_{ca}
\end{bmatrix} = \begin{bmatrix}
    v'_{L_{a1}} \\
    v'_{L_{b1}} \\
    v'_{L_{c1}}
\end{bmatrix} + \begin{bmatrix}
    v'_{C_{a1}} \\
    v'_{C_{b1}} \\
    v'_{C_{c1}}
\end{bmatrix} - \begin{bmatrix}
    v'_{C_{a2}} \\
    v'_{C_{b2}} \\
    v'_{C_{c2}}
\end{bmatrix} - \begin{bmatrix}
    v'_{L_{a1}} \\
    v'_{L_{b1}} \\
    v'_{L_{c1}}
\end{bmatrix} \tag{2}
\]

In steady state, the average voltage of the inductors over one switching cycle should be zero, and owing to the symmetric voltages of three-phase capacitors, one gets [12]

\[
\begin{bmatrix}
    v_{ab}' \\
    v_{bc}' \\
    v_{ca}'
\end{bmatrix} = \frac{1}{1 - 2D} \begin{bmatrix}
    v_{ab} \\
    v_{bc} \\
    v_{ca}
\end{bmatrix} \tag{3}
\]

Define \(B\) as the boost factor and it is expressed as [12]

\[
B_{QZSDMC} = \frac{v_o}{v_i} = \frac{1}{1 - 2D} \tag{4}
\]

Fig. 8 shows the boost factor for both converter topologies. Thus, the voltage gain \(G\) of the QZS-network in the one switching cycle, is given by

\[
G = BM. \tag{6}
\]

C. ST Boost Control Method

The principle of applying ST state for the QZSDMC is to replace some of the zero state by ST state, to not affect the output voltage. Using the carrier-based PWM, the zero output voltage state in MC is corresponding to the switching state that all three output phases are connected to the same input phase. It happens when all three phase output voltages are either higher or lower than the carrier signal. Therefore,
the ST reference ought to be either higher than the most extreme reference voltage or lower than the base reference voltage [14]. All the lift control techniques that have been investigated for the customary ZSC, for example, straightforward lift, most extreme lift, greatest consistent lift, and altered space vector balance [21], can be connected to the QZSDMC with an adjustment of the transporter envelope. Fig. 9 demonstrates a basic lift PWM control technique for the QZSDMC. The transporter waveform has a similar envelope with the three-stage source voltages, $v_a$, $v_b$, and $v_c$. The best envelope comprises of the most extreme voltage among the three information stage voltages, and the base envelope comprises of the base voltage among them. Amid each exchanging period, the adjusted bearer flag is contrasted and the yield voltage references $v_A$, $v_B$, and $v_C$ to create their PWM exchanging groupings (SA, SB, SC).

The ST beats are produced by contrasting the ST references and the changed transporter waveform, as appeared in Fig. 10. The PWM switching sequences $SA$, $SB$, and $SC$ should be distributed to nine ac switches to generate the expected PWM pulses. For this purpose, six additional logical signals are used, as shown in Fig. 11, where $Sx1$, $Sy1$, and $Sz1$ denote the indicators for their respective phase-$a$, -$b$, and -$c$ of the top voltage envelope. $Sx2$, $Sy2$, and $Sz2$ denote the indicators for their respective phase-$a$, -$b$, and -$c$ of the bottom voltage envelope. These six voltage envelope indicators are combined with the three PWM switching sequences to generate nine switching signals.

According to the following logics:

$$
S_{Aa} = S_{x1} S_A + S_{x2} \tilde{S}_A \\
S_{Ab} = S_{y1} S_A + S_{y2} \tilde{S}_A \\
S_{Ac} = S_{z1} S_A + S_{z2} \tilde{S}_A \\
S_{Ba} = S_{x1} S_B + S_{x2} \tilde{S}_B \\
S_{Bb} = S_{y1} S_B + S_{y2} \tilde{S}_B \\
S_{Bc} = S_{z1} S_B + S_{z2} \tilde{S}_B \\
S_{Ca} = S_{x1} S_C + S_{x2} \tilde{S}_C \\
S_{Cb} = S_{y1} S_C + S_{y2} \tilde{S}_C \\
S_{Cc} = S_{z1} S_C + S_{z2} \tilde{S}_C .
$$

The above logical functions can be used to drive the QZSDMC after inserting the ST states. A simple boost control is achieved through two ST
references, in which both references are related to both envelopes by [12]

$$v_{st,r} = \frac{(y_{max} - y_{min})n + y_{max} + y_{min}}{2}$$  \hspace{1cm} (8)

where $n$ will determine the ST duty ratio, and its value has a limitation that the resultant minimum value of the top ST reference should be less than 0.5 p.u. and larger than $M$. Therefore $1 \geq n \geq (1 + 4M)/3$ for the top ST reference, and its negative value is $(-n)$ for the bottom ST reference. The modulation index should be less than 0.5, given that the output references $v_A$, $v_B$, and $v_C$ can be any frequency with any phase angle and with no harmonic injection. $y_{max}$ and $y_{min}$ are the top and bottom envelopes of the source voltages, respectively. For the simple boost control, the ST interval from the top reference can be calculated as [12]

$$T_0 = \frac{1 - n}{2}T_c$$  \hspace{1cm} (9)

where $T_0$ and $T_c$ are the ST duration per switching cycle and switching time, respectively, and its ST duty ratio in half carrier cycle is [12]

$$D_h = \frac{1 - n}{2}$$  \hspace{1cm} (10)

Fig. 12 shows the complete process to generate the switching signals for the QZSDMC. First, the triangle carrier signal is modulated by the input reference signals $v_a$, $v_b$, and $v_c$ to generate the modified carrier signal, which is bounded by the maximum and minimum envelopes of the input reference signals. Second, the ST references are generated from the input reference signals and the desired boost ratio using (8)–(10). Then, the switching sequences $SA$, $SB$, $SC$, and $ST$ pulses are generated by comparing the output voltage references $v_A$, $v_B$, and $v_C$ and the ST references with the modified carrier signal. Furthermore, voltage envelopes indicators are generated from the input reference signals $v_a$, $v_b$, and $v_c$. For example, $Sx1 = 1$ when phase-a voltage is the largest value among the three phase voltages and $Sx2 = 1$ when phase-a has the minimum voltage among the three-phase voltages. Finally, these six voltage envelope indicators are combined with the three PWM switching sequences, $SA$, $SB$, $SC$, and the ST pulses to generate nine switching signals.

**Existing Method Results**

![Fig.13. With improved Voltage transfer ratio in DMC with Quasi Z source Inverter (1000 V)](image-url)
Fig. 15. Block diagram of the IFOC controlled IM

TABLE I

<table>
<thead>
<tr>
<th>PI CONTROLLERS PARAMETERS EQUATIONS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Speed controller</td>
</tr>
<tr>
<td>$k_p = \frac{2f_0}{3} \omega_r - \omega$</td>
</tr>
<tr>
<td>$k_i = \frac{J}{a_{s}} (2x^2 -1)$</td>
</tr>
<tr>
<td>Current controller</td>
</tr>
<tr>
<td>$k_p = r_i (2f_0 \omega_r - 1)$</td>
</tr>
<tr>
<td>$k_i = r_i \omega_r (2x^2 -1)$</td>
</tr>
</tbody>
</table>

The slip frequency, $\omega_{sl}$, is given by

$$\omega_{sl} = \frac{L_m}{\tau_r} \omega_q s$$

The rotor flux angle $\theta_e$ which required for coordinate transformation, is generated from the rotor speed, $\omega_r$, and the slip frequency, $\omega_{sl}$, as given by

$$\theta_e = \int (\omega_e + \omega_r) dt$$

The torque reference $T^*$ is generated by a PI speed controller based on the reference speed $\omega^* r$ and the measured rotor speed $\omega_r$. The rotor flux reference $\lambda^*_r$ is kept constant at its rated value. The feedback $d_q$-axis component of the current is controlled independently. These steady-state $d_q$-components of the current are given as

$$i_{ds}^* = \frac{\lambda^*_r}{L_m}$$

$$i_{qs}^* = \frac{2}{3} L_r T^* \lambda^*_r$$

III. IFOC TECHNIQUE

Vector control is a method, which permits the IM to act like a different energized dc machine with decoupled control of torque and transition, making it conceivable to work the IM as a superior four-quadrant servo drive. The thought behind vector control is that the stator current of the IM is deteriorated into orthogonal parts as a magnetization segment (transition creating) and a torque segment. These parts are controlled separately. To acquire high unique execution of the IM, the magnetizing current segment is kept up at its evaluated level while the torque ought to be controlled through the torque segment of the stator current. The field orientation can be generally classified into stator flux, air-gaps flux, and rotor flux orientations. Since the rotor flux orientations are extensively used in ac drives, this scheme is used in this paper [17]. The rotor flux orientation is achieved by aligning the d-axis of the synchronous reference frame with the rotor flux $\lambda_r$ vector. The resultant $d$- and $q$-axis rotor flux components are given as

$$\lambda_q r = 0, \quad \lambda_d r = \lambda_r.$$  \hspace{1cm} (11)

The $d$-axis current $i_{ds}$ is referred to as flux-producing current while the $q$-axis current $i_{qs}$ is the torque-producing current. In the field-oriented control $ids$, is normally kept at its rated value while $i_{qs}$ is controlled independently. These steady-state $d_q$-components of the current are given as

$$i_{ds}^* = \frac{\lambda^*_r}{L_m}$$

$$i_{qs}^* = \frac{2}{3} L_r T^* \lambda^*_r$$

(12)
stator currents $i_{d}$ and $i_{q}$ are compared with their references, $i_{ds}$ and $i_{qs}$, and the errors are sent to the PI current controllers to generate the stator voltage reference components $v_{ds}$ and $v_{qs}$ as indicated in (16), while, the remaining terms in (6) must be added to the output of each controller for voltage compensation [18]

$$\begin{align*}
\dot{v}_{ds} &= r_{i} i_{ds} + \sigma L_{s} \frac{di_{ds}}{dt} + L_{m} \frac{d}{dt} i_{dr} - \omega_{e} \sigma L_{m} i_{qs} \\
\dot{v}_{qs} &= r_{i} i_{qs} + \sigma L_{s} \frac{di_{qs}}{dt} + \omega_{e} \sigma L_{m} i_{ds} + \omega_{e} \lambda_{dr}
\end{align*}$$

(15)

The dq-axis voltages in the synchronous frame are then transformed to the three-phase stator voltages $v_{a}, v_{b}, v_{c}$ and $v_{e}$ in the stationary frame for the PWM block. Fig. 13 shows the block diagram of the IFOC controlled IM. The parameters of the speed and current PI controllers are calculated based on Table I, where $\xi$, $\omega_{n}$ are the desired damping and dynamics response specifications $T_{m} = \sigma L_{s}/\tau_{s}$, $\sigma = 1 - L_{m}^{2}/L_{s} L_{r}$ [19].

![Fig. 16. Block diagram of the proposed QZSDMC-based IM-ASD.](image)

### TABLE II

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>QZSDMC parameters:</td>
<td></td>
</tr>
<tr>
<td>QZS-network inductance, $L_{s}$</td>
<td>100 $\mu$H</td>
</tr>
<tr>
<td>QZS-network capacitance, $C$</td>
<td>10 $\mu$F</td>
</tr>
<tr>
<td>QZSDMC Switching frequency, $F_{s}$</td>
<td>10 kHz</td>
</tr>
<tr>
<td>Input voltage source parameters:</td>
<td></td>
</tr>
<tr>
<td>AC input line-to-line RMS voltage</td>
<td>380 V</td>
</tr>
<tr>
<td>AC input voltage frequency</td>
<td>50 Hz</td>
</tr>
<tr>
<td>Induction Motor parameters:</td>
<td></td>
</tr>
<tr>
<td>Output power</td>
<td>4 kW</td>
</tr>
<tr>
<td>RMS line voltage</td>
<td>400 V</td>
</tr>
<tr>
<td>Motor frequency</td>
<td>50 Hz</td>
</tr>
<tr>
<td>No. of poles, $p$</td>
<td>4</td>
</tr>
<tr>
<td>Stator resistance, $R_{s}$</td>
<td>1.409 $\Omega$</td>
</tr>
<tr>
<td>Rotor resistance, $R_{r}$</td>
<td>1.395 $\Omega$</td>
</tr>
<tr>
<td>Stator inductance, $L_{s}$</td>
<td>5.839 mH</td>
</tr>
<tr>
<td>Rotor inductance, $L_{r}$</td>
<td>5.839 mH</td>
</tr>
<tr>
<td>Mutual inductance, $L_{mr}$</td>
<td>172.2 mH</td>
</tr>
<tr>
<td>Inertia, $J$</td>
<td>0.0131 kg$\cdot$m$^2$</td>
</tr>
<tr>
<td>Friction co-efficient, $F$</td>
<td>0.002985 Nm/s</td>
</tr>
</tbody>
</table>

### IV. PROPOSED QZSDMC-BASED IM-ASD SYSTEM

The control block diagram of the IM drive system with QZSDMC is shown in Fig. 14. The speed encoder detects the rotor speed to contrast it and the reference speed. The speed controller, a PI controller, manages the speed blunder and produces the required torque reference. The IFOC piece creates the balance signals, $v_{abc}$, as indicated by the working conditions amid various working modes. The ST obligation proportion, $D$, is composed by (4), the relating voltage pick up ($G$) and yield voltage can be acquired to meet the coveted voltage esteem. The bearer based modulator produces the gating signals for the DMC and the extra switches in the QZS-organize.

### V. SIMULATION AND REAL-TIME IMPLEMENTATION RESULTS
VI. CONCLUSION

This paper proposed another four-quadrant vector controlled IM ASD framework in view of the QZSDMC topology. The proposed framework beats the lessened voltage exchange proportion impediments of conventional DMC-based ASD framework, along these lines, the proposed QZSDMC-IM-based ASD will build the use of the DMC in various industry handle the proposed ASD framework can work at full load with little QZS network components. The QZSDMC can accomplish buck and lift operation with lessened number of switches required, subsequently accomplishing minimal effort, high productivity, and unwavering quality, contrasted and the conventional DMCs, what's more, there is no prerequisite of dead time with QZS-organize, consequently recompense of the QZSDMC is less demanding than the customary DMC.

REFERENCES


Author’s Profile

Mallisetty Chandana Deepika received her B.Tech in Electrical and Electronics Engineering from Brahmams Institute of Engineering and Technology, A.P. She is currently pursuing M.Tech in Power Electronics Engineering from Geethanjali Institute of Science and Technology, Gangavaran, SPSR Nellore(Dist.), affiliated to JNTU Anantapur.

Dasari Murali received his B.Tech Degree in Electrical and Electronics Engineering from JNTUH, Hyderabad, in 2005, and M.Tech in Power Electronics from VNRV JIET Hyderabad in 2008. He is currently perusing PhD from JNTUA, Anantapuram. He has 9 years of work experience, presently working as Assistant professor in EEE department at Geethanjali Institute of Science and Technology, Gangavaran, SPSR Nellore(Dist.), affiliated to JNTU, Anantapur.

Mr. TNVLN Kumar M.Tech, PhD is currently working as Professor & Head of the EEE Department at Geethanjali Institute of Science Technology, Nellore, A.P. India.